OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32] - Rev 104

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Candidate release 0.4.0rc4 jeremybennett 5145d 23h /openrisc/trunk/or1ksim/cpu/or32
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5154d 17h /openrisc/trunk/or1ksim/cpu/or32
100 Single precision FPU stuff for or1ksim julius 5154d 20h /openrisc/trunk/or1ksim/cpu/or32
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5160d 19h /openrisc/trunk/or1ksim/cpu/or32
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5175d 01h /openrisc/trunk/or1ksim/cpu/or32
96 Various changes which had not been picked up in earlier commits. jeremybennett 5176d 02h /openrisc/trunk/or1ksim/cpu/or32
91 Tidy up of some obsolete configuration code. jeremybennett 5188d 15h /openrisc/trunk/or1ksim/cpu/or32
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5188d 16h /openrisc/trunk/or1ksim/cpu/or32
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5189d 16h /openrisc/trunk/or1ksim/cpu/or32
80 Add missing configuration files to SVN. jeremybennett 5189d 19h /openrisc/trunk/or1ksim/cpu/or32
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5520d 01h /openrisc/trunk/or1ksim/cpu/or32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.