OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [doc] - Rev 538

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4820d 07h /openrisc/trunk/or1ksim/doc
510 Updates for release 0.5.1rc1. jeremybennett 4851d 11h /openrisc/trunk/or1ksim/doc
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4852d 11h /openrisc/trunk/or1ksim/doc
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4894d 04h /openrisc/trunk/or1ksim/doc
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4917d 13h /openrisc/trunk/or1ksim/doc
472 Various changes which improve the quality of the tracing. jeremybennett 4936d 14h /openrisc/trunk/or1ksim/doc
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4944d 12h /openrisc/trunk/or1ksim/doc
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4954d 07h /openrisc/trunk/or1ksim/doc
451 More tidying up. jeremybennett 4965d 03h /openrisc/trunk/or1ksim/doc
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4965d 06h /openrisc/trunk/or1ksim/doc
443 Work in progress on more efficient Ethernet. jeremybennett 4970d 11h /openrisc/trunk/or1ksim/doc
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4971d 01h /openrisc/trunk/or1ksim/doc
440 Updated documentation to describe new Ethernet usage. jeremybennett 4972d 02h /openrisc/trunk/or1ksim/doc
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4980d 21h /openrisc/trunk/or1ksim/doc
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4984d 03h /openrisc/trunk/or1ksim/doc
432 Updates to handle interrupts correctly. jeremybennett 4985d 07h /openrisc/trunk/or1ksim/doc
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4988d 03h /openrisc/trunk/or1ksim/doc
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4988d 07h /openrisc/trunk/or1ksim/doc
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4991d 02h /openrisc/trunk/or1ksim/doc
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4999d 07h /openrisc/trunk/or1ksim/doc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.