OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests] - Rev 123

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5271d 02h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
122 Added l.ror and l.rori with associated tests. jeremybennett 5271d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5271d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5272d 19h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5274d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5275d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5275d 23h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5276d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5279d 23h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
106 Removing old tests, pending addition of new ones. jeremybennett 5279d 23h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
104 Candidate release 0.4.0rc4 jeremybennett 5283d 06h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5292d 00h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5298d 01h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5312d 07h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5315d 01h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5318d 23h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
91 Tidy up of some obsolete configuration code. jeremybennett 5325d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5325d 23h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5326d 22h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.