URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [ChangeLog] - Rev 112

Rev	Log message	Author	Age	Path
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5130d 06h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5131d 07h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5133d 07h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog
104	Candidate release 0.4.0rc4	jeremybennett	5136d 14h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5151d 09h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog
93	Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0.	jeremybennett	5172d 07h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog
90	Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain).	jeremybennett	5179d 07h	/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog