OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [configure] - Rev 106

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Candidate release 0.4.0rc4 jeremybennett 5282d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5291d 09h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5297d 11h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5311d 17h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5314d 10h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5318d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5325d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.