OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim] - Rev 461

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
461 Updated to be much stricter about usage. jeremybennett 4937d 06h /openrisc/trunk/or1ksim
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4937d 07h /openrisc/trunk/or1ksim
458 or1ksim testsuite updates julius 4938d 12h /openrisc/trunk/or1ksim
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4947d 02h /openrisc/trunk/or1ksim
451 More tidying up. jeremybennett 4957d 22h /openrisc/trunk/or1ksim
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4958d 02h /openrisc/trunk/or1ksim
443 Work in progress on more efficient Ethernet. jeremybennett 4963d 06h /openrisc/trunk/or1ksim
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4963d 20h /openrisc/trunk/or1ksim
440 Updated documentation to describe new Ethernet usage. jeremybennett 4964d 22h /openrisc/trunk/or1ksim
437 Or1ksim - ethernet peripheral update, working much better. julius 4972d 16h /openrisc/trunk/or1ksim
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4973d 17h /openrisc/trunk/or1ksim
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4976d 23h /openrisc/trunk/or1ksim
433 New single program interrupt test programs. jeremybennett 4978d 01h /openrisc/trunk/or1ksim
432 Updates to handle interrupts correctly. jeremybennett 4978d 02h /openrisc/trunk/or1ksim
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4980d 23h /openrisc/trunk/or1ksim
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4981d 02h /openrisc/trunk/or1ksim
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4983d 22h /openrisc/trunk/or1ksim
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4992d 03h /openrisc/trunk/or1ksim
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4992d 06h /openrisc/trunk/or1ksim
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 5032d 02h /openrisc/trunk/or1ksim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.