URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [src/] [Or1200MonitorSC.cpp] - Rev 53

Rev	Log message	Author	Age	Path
53	Fixed incorrect commandline option for ORPSoC and main makefile setting	julius	5465d 05h	/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
52	ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation	julius	5466d 01h	/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
51	ORPSoCv2 updates: cycle accurate profiling, ELF loading	julius	5480d 03h	/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
49	Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update	julius	5498d 21h	/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
44	New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades	julius	5550d 08h	/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
6	Checking in ORPSoCv2	julius	5612d 20h	/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp