OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [bench] - Rev 63

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5324d 15h /openrisc/trunk/orpsocv2/bench
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5371d 15h /openrisc/trunk/orpsocv2/bench
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5382d 08h /openrisc/trunk/orpsocv2/bench
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5410d 15h /openrisc/trunk/orpsocv2/bench
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5411d 11h /openrisc/trunk/orpsocv2/bench
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5425d 14h /openrisc/trunk/orpsocv2/bench
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5444d 08h /openrisc/trunk/orpsocv2/bench
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5459d 19h /openrisc/trunk/orpsocv2/bench
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5495d 18h /openrisc/trunk/orpsocv2/bench
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5535d 12h /openrisc/trunk/orpsocv2/bench
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5539d 19h /openrisc/trunk/orpsocv2/bench
6 Checking in ORPSoCv2 julius 5558d 06h /openrisc/trunk/orpsocv2/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.