URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] [include] - Rev 439

Rev	Log message	Author	Age	Path
439	ORPSoC update Ethernet MAC synthesis issues with Actel Synplify D-2009.12A Ethernet MAC FIFO synthesis issues with Xilinx XST Multiply/divide tests for to run on target. Added third interface to ram_wb module, changed reference design RAM to ram_wb wrapper. Updated verilog and system C monitor modules accordingly. Added ability to use ram_wb as internal memory on ML501 design. Fixed ethernet MAC tests for ML501.	julius	5088d 18h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include
435	ORPSoC updates OR1200 multiply/MAC/division unit update with serial multiply and divide options. Full divide not synthesizable yet. New software tests of multiply and divide functionality.	julius	5095d 10h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include
409	ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it. Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build. Updated documentation.	julius	5121d 20h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include
408	ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too.	julius	5122d 09h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include