URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sim/] [bin] - Rev 475

Rev	Log message	Author	Age	Path
475	ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0.	julius	4980d 07h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
468	ORPSoC update: Added USER_ELF and USER_VMEM options to reference design simulation scripts. Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path ML501's board.h bootrom default now boot from SPI	julius	4985d 09h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
449	ORPSoC - or1200_monitor.v additions enabling new experimental execution checks. Replace use of "clean-all" with "distclean" as make rule to clean things.	julius	5011d 23h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
411	Improved ethmac testbench and software. Renamed some OR1200 library functions to be more generic. Fixed bug with versatile_mem_ctrl for Actel board. Added ability to simulate gatelevel modules alongside RTL modules in board build.	julius	5051d 04h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
408	ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too.	julius	5052d 17h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin