OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [smii] - Rev 360

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5071d 02h /openrisc/trunk/orpsocv2/rtl/verilog/smii
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5372d 00h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5434d 00h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5485d 10h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii
6 Checking in ORPSoCv2 julius 5547d 23h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.