OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl] - Rev 58

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5468d 09h /openrisc/trunk/orpsocv2/rtl
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5473d 13h /openrisc/trunk/orpsocv2/rtl
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5484d 05h /openrisc/trunk/orpsocv2/rtl
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5494d 12h /openrisc/trunk/orpsocv2/rtl
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5527d 11h /openrisc/trunk/orpsocv2/rtl
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5546d 05h /openrisc/trunk/orpsocv2/rtl
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5561d 16h /openrisc/trunk/orpsocv2/rtl
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5597d 16h /openrisc/trunk/orpsocv2/rtl
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5621d 13h /openrisc/trunk/orpsocv2/rtl
41 Update to or1k top julius 5640d 11h /openrisc/trunk/orpsocv2/rtl
6 Checking in ORPSoCv2 julius 5660d 04h /openrisc/trunk/orpsocv2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.