OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] [Makefile] - Rev 55

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5313d 23h /openrisc/trunk/orpsocv2/sim/bin/Makefile
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5324d 06h /openrisc/trunk/orpsocv2/sim/bin/Makefile
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5342d 07h /openrisc/trunk/orpsocv2/sim/bin/Makefile
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5357d 05h /openrisc/trunk/orpsocv2/sim/bin/Makefile
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5375d 23h /openrisc/trunk/orpsocv2/sim/bin/Makefile
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5427d 09h /openrisc/trunk/orpsocv2/sim/bin/Makefile
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5451d 06h /openrisc/trunk/orpsocv2/sim/bin/Makefile
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5467d 03h /openrisc/trunk/orpsocv2/sim/bin/Makefile
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5471d 10h /openrisc/trunk/orpsocv2/sim/bin/Makefile
36 Better clean rule in makefile julius 5485d 10h /openrisc/trunk/orpsocv2/sim/bin/Makefile
6 Checking in ORPSoCv2 julius 5489d 22h /openrisc/trunk/orpsocv2/sim/bin/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.