OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sim] - Rev 431

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 5103d 15h /openrisc/trunk/orpsocv2/sim
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5110d 08h /openrisc/trunk/orpsocv2/sim
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.		 julius 5122d 19h /openrisc/trunk/orpsocv2/sim
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5125d 13h /openrisc/trunk/orpsocv2/sim
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5127d 18h /openrisc/trunk/orpsocv2/sim
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5130d 18h /openrisc/trunk/orpsocv2/sim
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5176d 00h /openrisc/trunk/orpsocv2/sim
362 ORPSoCv2 verilator building working again. Board build fixes to follow julius 5177d 09h /openrisc/trunk/orpsocv2/sim
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5177d 14h /openrisc/trunk/orpsocv2/sim
356 Added new simple MAC test to ORPSoC test suite:
* orpsocv2/sw/or1200asm/or1200asm-mac.S: Added

Fixed MAC pipeline issue in OR1200
* or1200/rtl/verilog/or1200_mult_mac.v: Made mac_op valid only once per insn.
* orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v: ""

* orpsocv2/sw/dhry/dhry.c: Changed final output to be same as ORPmon version
* orpsocv2/sim/bin/Makefile: Added new MAC test to default tests		 julius 5178d 08h /openrisc/trunk/orpsocv2/sim
354 Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut

* sw/support/crt0.S: Tick timer interrupt to increment variable
now in place instead of calling customisable
interrupt vector handler

Changed all system frequencies in design to 50MHz.		 julius 5179d 14h /openrisc/trunk/orpsocv2/sim
351 OR1200 with icarus fixed up. MMu test fix, remove testfloat elf, adding new arbiter and RAM, may break verilator compatibility... TODO julius 5180d 14h /openrisc/trunk/orpsocv2/sim
348 First stage of ORPSoCv2 update - more to come julius 5180d 18h /openrisc/trunk/orpsocv2/sim
78 Fixed typo in Silos workaround script rherveille 5333d 14h /openrisc/trunk/orpsocv2/sim
77 Added support for Silvaco's Silos simulator
Added workaround for Silos's exit code behaviour		 rherveille 5333d 14h /openrisc/trunk/orpsocv2/sim
76 Added: +libext+.v
Added: +incdir+.		 rherveille 5334d 13h /openrisc/trunk/orpsocv2/sim
70 ORPSoC cycle accurate trace generation now compatible with latest version of Verilator \(3.800\) - This will break VCD generation on systems which earlier verilator versions\! julius 5381d 04h /openrisc/trunk/orpsocv2/sim
69 ORPSoC xilinx ml501 board update - added ethernet eupport and software test julius 5381d 05h /openrisc/trunk/orpsocv2/sim
68 Fixed up a couple of Makefile things in ORPSoCv2 julius 5383d 20h /openrisc/trunk/orpsocv2/sim
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5383d 23h /openrisc/trunk/orpsocv2/sim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.