OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [board/] [include/] [board.h] - Rev 403

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5138d 02h /openrisc/trunk/orpsocv2/sw/board/include/board.h
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5143d 07h /openrisc/trunk/orpsocv2/sw/board/include/board.h
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 5176d 06h /board.h
361 OPRSoCv2 - adding things left out in last check-in julius 5190d 03h /board.h
354 Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut

* sw/support/crt0.S: Tick timer interrupt to increment variable
now in place instead of calling customisable
interrupt vector handler

Changed all system frequencies in design to 50MHz.
julius 5192d 03h /board.h
349 ORPSoCv2 update with new software and makefile update julius 5193d 07h /board.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.