OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests] - Rev 439

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5095d 19h /openrisc/trunk/orpsocv2/sw/tests
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 5102d 10h /openrisc/trunk/orpsocv2/sw/tests
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 5108d 18h /openrisc/trunk/orpsocv2/sw/tests
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 5115d 09h /openrisc/trunk/orpsocv2/sw/tests
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5115d 10h /openrisc/trunk/orpsocv2/sw/tests
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 5123d 19h /openrisc/trunk/orpsocv2/sw/tests
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5127d 09h /openrisc/trunk/orpsocv2/sw/tests
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.		 julius 5127d 21h /openrisc/trunk/orpsocv2/sw/tests
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 5128d 21h /openrisc/trunk/orpsocv2/sw/tests
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5129d 09h /openrisc/trunk/orpsocv2/sw/tests
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5130d 15h /openrisc/trunk/orpsocv2/sw/tests
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5132d 20h /openrisc/trunk/orpsocv2/sw/tests
395 ORPSoCv2 moving ethernet tests to correct place julius 5135d 20h /openrisc/trunk/orpsocv2/sw/tests
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5135d 20h /openrisc/trunk/orpsocv2/sw/tests

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.