OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5464d 13h /openrisc/trunk/orpsocv2
56 adding generic pll model to orpsoc julius 5472d 15h /openrisc/trunk/orpsocv2
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5475d 05h /openrisc/trunk/orpsocv2
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5485d 12h /openrisc/trunk/orpsocv2
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5503d 13h /openrisc/trunk/orpsocv2
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5504d 09h /openrisc/trunk/orpsocv2
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5518d 11h /openrisc/trunk/orpsocv2
50 Adding or32_funcs.S julius 5518d 16h /openrisc/trunk/orpsocv2
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5537d 05h /openrisc/trunk/orpsocv2
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5552d 17h /openrisc/trunk/orpsocv2
45 Orpsoc eth test fix and script error message update julius 5559d 16h /openrisc/trunk/orpsocv2
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5588d 16h /openrisc/trunk/orpsocv2
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5612d 13h /openrisc/trunk/orpsocv2
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5628d 10h /openrisc/trunk/orpsocv2
41 Update to or1k top julius 5631d 11h /openrisc/trunk/orpsocv2
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5632d 16h /openrisc/trunk/orpsocv2
36 Better clean rule in makefile julius 5646d 17h /openrisc/trunk/orpsocv2
6 Checking in ORPSoCv2 julius 5651d 04h /openrisc/trunk/orpsocv2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.