OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2] - Rev 58

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5324d 10h /openrisc/trunk/orpsocv2
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5329d 14h /openrisc/trunk/orpsocv2
56 adding generic pll model to orpsoc julius 5337d 16h /openrisc/trunk/orpsocv2
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5340d 06h /openrisc/trunk/orpsocv2
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5350d 14h /openrisc/trunk/orpsocv2
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5368d 14h /openrisc/trunk/orpsocv2
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5369d 10h /openrisc/trunk/orpsocv2
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5383d 13h /openrisc/trunk/orpsocv2
50 Adding or32_funcs.S julius 5383d 17h /openrisc/trunk/orpsocv2
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5402d 06h /openrisc/trunk/orpsocv2
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5417d 18h /openrisc/trunk/orpsocv2
45 Orpsoc eth test fix and script error message update julius 5424d 17h /openrisc/trunk/orpsocv2
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5453d 17h /openrisc/trunk/orpsocv2
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5477d 14h /openrisc/trunk/orpsocv2
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5493d 11h /openrisc/trunk/orpsocv2
41 Update to or1k top julius 5496d 12h /openrisc/trunk/orpsocv2
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5497d 18h /openrisc/trunk/orpsocv2
36 Better clean rule in makefile julius 5511d 18h /openrisc/trunk/orpsocv2
6 Checking in ORPSoCv2 julius 5516d 05h /openrisc/trunk/orpsocv2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.