OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 190

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5241d 06h /openrisc/trunk
189 Fuller explanation of the build script given. jeremybennett 5241d 06h /openrisc/trunk
188 More rigorous testing of options. jeremybennett 5241d 07h /openrisc/trunk
187 Or1200 sprs FPU update julius 5243d 00h /openrisc/trunk
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5243d 03h /openrisc/trunk
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5243d 04h /openrisc/trunk
184 Fix the UART version of newlib. jeremybennett 5244d 08h /openrisc/trunk
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5245d 00h /openrisc/trunk
182 Removed redundant code. jeremybennett 5245d 00h /openrisc/trunk
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5245d 03h /openrisc/trunk
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5245d 03h /openrisc/trunk
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5245d 03h /openrisc/trunk
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5245d 03h /openrisc/trunk
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5245d 03h /openrisc/trunk
176 Removing empty and redundant directory. jeremybennett 5250d 04h /openrisc/trunk
175 Moved orpmon into bootloaders julius 5250d 04h /openrisc/trunk
174 Consolidating all RTOS ports in one directory. jeremybennett 5250d 05h /openrisc/trunk
173 Consolidating all RTOS ports in one directory. jeremybennett 5250d 05h /openrisc/trunk
172 Information about this directory. jeremybennett 5250d 05h /openrisc/trunk
171 A new directory for ports of real time operating systems. jeremybennett 5250d 05h /openrisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.