OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 204

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 Clean up of make and configure files. Added OR32 to libnosys config. jeremybennett 5092d 03h /openrisc/trunk
203 Fixed LIB_SPEC and STARTFILE_SPEC for newlib jeremybennett 5092d 03h /openrisc/trunk
202 Adding executed log in binary format capability to or1ksim julius 5092d 05h /openrisc/trunk
201 Fixed ordering of the newlib include directory (should be after system includes, not before). jeremybennett 5092d 13h /openrisc/trunk
200 Updated to put newlib in a custom location. jeremybennett 5093d 04h /openrisc/trunk
199 Fixes to SPECs to pick up newlib in custom locations. jeremybennett 5093d 04h /openrisc/trunk
198 A collection of minor tidy ups. jeremybennett 5093d 04h /openrisc/trunk
197 Fixed bug in memory allocator. jeremybennett 5095d 07h /openrisc/trunk
196 Fixed name for newlib install option. jeremybennett 5095d 07h /openrisc/trunk
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5095d 07h /openrisc/trunk
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5096d 01h /openrisc/trunk
193 Record changes to initfini.c jeremybennett 5096d 01h /openrisc/trunk
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5096d 01h /openrisc/trunk
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5096d 02h /openrisc/trunk
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5096d 07h /openrisc/trunk
189 Fuller explanation of the build script given. jeremybennett 5096d 07h /openrisc/trunk
188 More rigorous testing of options. jeremybennett 5096d 08h /openrisc/trunk
187 Or1200 sprs FPU update julius 5098d 01h /openrisc/trunk
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5098d 04h /openrisc/trunk
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5098d 05h /openrisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.