OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 443

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
443 Work in progress on more efficient Ethernet. jeremybennett 5093d 00h /openrisc/trunk
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5093d 14h /openrisc/trunk
441 Changes for gdbserver. jeremybennett 5093d 21h /openrisc/trunk
440 Updated documentation to describe new Ethernet usage. jeremybennett 5094d 16h /openrisc/trunk
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5096d 20h /openrisc/trunk
438 Fix to newlib header and library locations. jeremybennett 5099d 21h /openrisc/trunk
437 Or1ksim - ethernet peripheral update, working much better. julius 5102d 10h /openrisc/trunk
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5103d 11h /openrisc/trunk
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 5103d 11h /openrisc/trunk
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5106d 17h /openrisc/trunk
433 New single program interrupt test programs. jeremybennett 5107d 19h /openrisc/trunk
432 Updates to handle interrupts correctly. jeremybennett 5107d 20h /openrisc/trunk
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 5109d 19h /openrisc/trunk
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 5110d 17h /openrisc/trunk
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 5110d 20h /openrisc/trunk
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5113d 16h /openrisc/trunk
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 5115d 00h /openrisc/trunk
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 5116d 11h /openrisc/trunk
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5116d 12h /openrisc/trunk
424 C++ library, needed for C++ compiler. jeremybennett 5116d 22h /openrisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.