OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 451

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
451 More tidying up. jeremybennett 4974d 01h /openrisc/trunk
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4974d 05h /openrisc/trunk
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4976d 02h /openrisc/trunk
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4976d 12h /openrisc/trunk
447 Updates to register order. jeremybennett 4977d 05h /openrisc/trunk
446 gdb-7.2 gdbserver updates. julius 4978d 00h /openrisc/trunk
445 gdbserver update to use kernel port ptrace register definitions. julius 4978d 21h /openrisc/trunk
444 Changes to ABI handling of varargs. jeremybennett 4979d 06h /openrisc/trunk
443 Work in progress on more efficient Ethernet. jeremybennett 4979d 09h /openrisc/trunk
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4979d 23h /openrisc/trunk
441 Changes for gdbserver. jeremybennett 4980d 06h /openrisc/trunk
440 Updated documentation to describe new Ethernet usage. jeremybennett 4981d 01h /openrisc/trunk
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.
julius 4983d 05h /openrisc/trunk
438 Fix to newlib header and library locations. jeremybennett 4986d 06h /openrisc/trunk
437 Or1ksim - ethernet peripheral update, working much better. julius 4988d 19h /openrisc/trunk
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4989d 20h /openrisc/trunk
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 4989d 20h /openrisc/trunk
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4993d 02h /openrisc/trunk
433 New single program interrupt test programs. jeremybennett 4994d 04h /openrisc/trunk
432 Updates to handle interrupts correctly. jeremybennett 4994d 05h /openrisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.