OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk] - Rev 405

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
405 ORPmon updates - ethernet driver updates julius 4994d 12h /openrisc/trunk
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 4994d 12h /openrisc/trunk
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4995d 10h /openrisc/trunk
402 Further updates to the compiler jeremybennett 4995d 14h /openrisc/trunk
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.		 julius 4995d 15h /openrisc/trunk
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 4995d 15h /openrisc/trunk
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 4995d 17h /openrisc/trunk
398 ORPSoCv2 removing generic backend path - not needed julius 4996d 17h /openrisc/trunk
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 4997d 15h /openrisc/trunk
396 ORPSoCv2 final software fixes...for now. See updated README julius 5000d 14h /openrisc/trunk
395 ORPSoCv2 moving ethernet tests to correct place julius 5000d 14h /openrisc/trunk
394 ORPSoCv2 removing unused directories julius 5000d 14h /openrisc/trunk
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5000d 14h /openrisc/trunk
392 ORPSoCv2 software path reorganisation stage 1. julius 5001d 06h /openrisc/trunk
391 Removing modules no longer needed in ORPSoCv2 julius 5002d 07h /openrisc/trunk
390 Updated toolchain build scripts to use FTP server on OpenCores.org. julius 5002d 07h /openrisc/trunk
389 SD-Card boot added (sdboot) to the commands in the load file. DOS-filesystem added to support Fat12-16. Driver for SD-card added, SD and SDHC supported
Currently hardcoded to boot from vmlinux.bin		 tac2 5012d 15h /openrisc/trunk
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 5025d 14h /openrisc/trunk
386 Updated for release 0.5.0rc2 jeremybennett 5025d 15h /openrisc/trunk
385 Updates for Or1ksim 0.5.0rc2.

* configure: Regenerated.
* configure.ac: Minor tidy ups. Version changed to 0.5.0rc2.
* debug/rsp-server.c (rsp_query): Simplified handling of
"qTStatus" to indicate we just do not support tracing.
* doc/or1ksim.texi <Configuring the Build>: No longer mandatory to
specify the target.
<Memory Configuration>: Warns about issues with memory controller.
<Memory Controller Configuration>: Warns about issues with memory
controller and advises not to use it.
<Standalone Simulator>: Details for options with arguments updated.
* NEWS: Updated for 0.5.0rc2.
* peripheral/mc.c (mc_poc): Use constant MC_POC_VALID
(mc_index): Ensure value is valid.
* peripheral/mc-defines.h <MC_CE_VALID>: Defined.

* testsuite/test-code-or1k/configure: Regenerated.
* testsuite/test-code-or1k/configure.ac: Handle the case where
target_cpu is not set. Version changed to 0.5.0rc2.
* testsuite/test-code-or1k/support/spr-defs.h <SPR_VR_RES>:
Definition corrected.		 jeremybennett 5025d 15h /openrisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.