OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 196

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
196 Fixed name for newlib install option. jeremybennett 5116d 02h /openrisc
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5116d 02h /openrisc
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5116d 19h /openrisc
193 Record changes to initfini.c jeremybennett 5116d 19h /openrisc
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5116d 19h /openrisc
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5116d 20h /openrisc
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5117d 02h /openrisc
189 Fuller explanation of the build script given. jeremybennett 5117d 02h /openrisc
188 More rigorous testing of options. jeremybennett 5117d 02h /openrisc
187 Or1200 sprs FPU update julius 5118d 19h /openrisc
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5118d 22h /openrisc
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5118d 23h /openrisc
184 Fix the UART version of newlib. jeremybennett 5120d 03h /openrisc
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5120d 19h /openrisc
182 Removed redundant code. jeremybennett 5120d 19h /openrisc
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5120d 22h /openrisc
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5120d 22h /openrisc
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5120d 22h /openrisc
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5120d 22h /openrisc
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5120d 22h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.