OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 416

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 5010d 15h /openrisc
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 5010d 16h /openrisc
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5011d 11h /openrisc
413 Fixed to combined bug in the assembler and linker. jeremybennett 5012d 13h /openrisc
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5014d 06h /openrisc
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 5014d 17h /openrisc
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 5015d 17h /openrisc
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5015d 17h /openrisc
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5016d 06h /openrisc
407 Update or1ksim version in toolchain script to rc2 julius 5016d 08h /openrisc
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5016d 09h /openrisc
405 ORPmon updates - ethernet driver updates julius 5016d 13h /openrisc
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5016d 13h /openrisc
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5017d 11h /openrisc
402 Further updates to the compiler jeremybennett 5017d 16h /openrisc
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.
julius 5017d 16h /openrisc
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5017d 16h /openrisc
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5017d 19h /openrisc
398 ORPSoCv2 removing generic backend path - not needed julius 5018d 18h /openrisc
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 5019d 17h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.