OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 421

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
421 Fixing some typos in bld-all.sh's --help printout and changed all
"cd .." lines to "cd -".		 julius 5005d 18h /openrisc
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 5007d 16h /openrisc
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.		 julius 5007d 19h /openrisc
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5007d 19h /openrisc
417 ORPSoC re-adding doc automake files, this time not symlinks julius 5010d 16h /openrisc
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 5010d 16h /openrisc
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 5010d 16h /openrisc
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5011d 11h /openrisc
413 Fixed to combined bug in the assembler and linker. jeremybennett 5012d 14h /openrisc
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5014d 06h /openrisc
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.		 julius 5014d 18h /openrisc
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.		 julius 5015d 18h /openrisc
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 5015d 18h /openrisc
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5016d 06h /openrisc
407 Update or1ksim version in toolchain script to rc2 julius 5016d 09h /openrisc
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5016d 10h /openrisc
405 ORPmon updates - ethernet driver updates julius 5016d 14h /openrisc
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5016d 14h /openrisc
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5017d 12h /openrisc
402 Further updates to the compiler jeremybennett 5017d 16h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.