OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 431

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 4995d 14h /openrisc
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4996d 12h /openrisc
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4996d 15h /openrisc
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4999d 11h /openrisc
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 5000d 19h /openrisc
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 5002d 06h /openrisc
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5002d 07h /openrisc
424 C++ library, needed for C++ compiler. jeremybennett 5002d 17h /openrisc
423 Minor typo fixed. jeremybennett 5002d 20h /openrisc
422 Separates out --force actions, so only build dirs corresponding to targets being built are blown away. jeremybennett 5002d 20h /openrisc
421 Fixing some typos in bld-all.sh's --help printout and changed all
"cd .." lines to "cd -".		 julius 5005d 18h /openrisc
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 5007d 16h /openrisc
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.		 julius 5007d 19h /openrisc
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5007d 19h /openrisc
417 ORPSoC re-adding doc automake files, this time not symlinks julius 5010d 15h /openrisc
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 5010d 15h /openrisc
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 5010d 16h /openrisc
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5011d 11h /openrisc
413 Fixed to combined bug in the assembler and linker. jeremybennett 5012d 13h /openrisc
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5014d 06h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.