OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 471

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
471 Adding ucos-ii port. julius 4952d 09h /openrisc
470 ORPSoC OR1200 crt0 updates. julius 4953d 04h /openrisc
469 newlib update - added zeroing of r0 to crt0.S julius 4954d 05h /openrisc
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4954d 06h /openrisc
467 ORPmon - bug fixes and clean up. julius 4955d 03h /openrisc
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README
julius 4955d 09h /openrisc
465 ORPSoC SPI flash load Makefile and README updates. julius 4955d 23h /openrisc
464 More ORPmon updates. julius 4956d 00h /openrisc
463 ORPmon update julius 4956d 02h /openrisc
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.
julius 4956d 08h /openrisc
461 Updated to be much stricter about usage. jeremybennett 4958d 03h /openrisc
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4958d 04h /openrisc
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4958d 10h /openrisc
458 or1ksim testsuite updates julius 4959d 09h /openrisc
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4967d 23h /openrisc
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4968d 00h /openrisc
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4972d 02h /openrisc
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4974d 04h /openrisc
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4974d 15h /openrisc
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4974d 23h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.