OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 495

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4869d 19h /openrisc
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4880d 13h /openrisc
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4882d 21h /openrisc
492 ORPSoC VPI interface for modelsim and documentation update julius 4883d 19h /openrisc
491 ORPSoC or1200_monitor update. julius 4884d 06h /openrisc
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4888d 12h /openrisc
489 ORPSoC sw cleanup. Remove warnings. julius 4893d 19h /openrisc
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4893d 19h /openrisc
487 ORPSoC main software makefile update julius 4896d 17h /openrisc
486 ORPSoC updates, mainly software, i2c driver julius 4896d 17h /openrisc
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4900d 22h /openrisc
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4901d 20h /openrisc
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4903d 22h /openrisc
482 Don't hardcode tool versions in help text olof 4905d 10h /openrisc
481 OR1200 Update. RTL and spec. julius 4917d 04h /openrisc
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 4918d 02h /openrisc
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 4919d 01h /openrisc
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 4920d 17h /openrisc
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.		 julius 4921d 01h /openrisc
476 ORPSoC updates. Added 16kB cache options to OR1200, now as default on reference design. Cleaned up simulation Makefile more. julius 4921d 18h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.