OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 503

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4994d 22h /openrisc
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default		 julius 4997d 02h /openrisc
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default		 julius 4998d 02h /openrisc
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified		 julius 4998d 05h /openrisc
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4998d 22h /openrisc
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 5000d 11h /openrisc
497 or_debug_proxy updates julius 5001d 07h /openrisc
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 5001d 09h /openrisc
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 5001d 09h /openrisc
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 5012d 02h /openrisc
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 5014d 11h /openrisc
492 ORPSoC VPI interface for modelsim and documentation update julius 5015d 09h /openrisc
491 ORPSoC or1200_monitor update. julius 5015d 20h /openrisc
490 Updates to fix spurious test failures and register scheduling. jeremybennett 5020d 01h /openrisc
489 ORPSoC sw cleanup. Remove warnings. julius 5025d 08h /openrisc
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 5025d 09h /openrisc
487 ORPSoC main software makefile update julius 5028d 06h /openrisc
486 ORPSoC updates, mainly software, i2c driver julius 5028d 06h /openrisc
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5032d 11h /openrisc
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 5033d 09h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.