OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc] - Rev 201

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
201 Fixed ordering of the newlib include directory (should be after system includes, not before). jeremybennett 5141d 23h /openrisc
200 Updated to put newlib in a custom location. jeremybennett 5142d 14h /openrisc
199 Fixes to SPECs to pick up newlib in custom locations. jeremybennett 5142d 14h /openrisc
198 A collection of minor tidy ups. jeremybennett 5142d 14h /openrisc
197 Fixed bug in memory allocator. jeremybennett 5144d 18h /openrisc
196 Fixed name for newlib install option. jeremybennett 5144d 18h /openrisc
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5144d 18h /openrisc
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5145d 11h /openrisc
193 Record changes to initfini.c jeremybennett 5145d 11h /openrisc
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5145d 11h /openrisc
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5145d 12h /openrisc
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5145d 18h /openrisc
189 Fuller explanation of the build script given. jeremybennett 5145d 18h /openrisc
188 More rigorous testing of options. jeremybennett 5145d 18h /openrisc
187 Or1200 sprs FPU update julius 5147d 11h /openrisc
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5147d 14h /openrisc
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5147d 15h /openrisc
184 Fix the UART version of newlib. jeremybennett 5148d 19h /openrisc
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5149d 11h /openrisc
182 Removed redundant code. jeremybennett 5149d 11h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.