OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200/] [rtl/] [verilog/] [or1200_cfgr.v] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5747d 22h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_cfgr.v
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7852d 18h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_cfgr.v
788 Some of the warnings fixed. lampret 8286d 05h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_cfgr.v
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8360d 14h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_cfgr.v
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8371d 12h /or1k/branches/branch_qmem/or1200/rtl/verilog/or1200_cfgr.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.