OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] [or1200] - Rev 1130

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1130 RFRAM type always need to be defined. lampret 7767d 23h /or1k/branches/branch_qmem/or1200
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7767d 23h /or1k/branches/branch_qmem/or1200
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7842d 20h /or1k/branches/branch_qmem/or1200
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7887d 15h /or1k/branches/branch_qmem/or1200
1083 SB mem width fixed. simons 7919d 10h /or1k/branches/branch_qmem/or1200
1079 RAMs wrong connected to the BIST scan chain. mohor 7928d 07h /or1k/branches/branch_qmem/or1200
1078 Previous check-in was done by mistake. mohor 7928d 09h /or1k/branches/branch_qmem/or1200
1077 Signal scanb_sen renamed to scanb_en. mohor 7928d 09h /or1k/branches/branch_qmem/or1200
1069 Signal scanb_eni renamed to scanb_en mohor 7932d 02h /or1k/branches/branch_qmem/or1200
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7939d 04h /or1k/branches/branch_qmem/or1200
1055 Removed obsolete comment. lampret 7970d 21h /or1k/branches/branch_qmem/or1200
1054 Fixed a combinational loop. lampret 7970d 21h /or1k/branches/branch_qmem/or1200
1053 Disabled cache inhibit atttribute. lampret 7970d 21h /or1k/branches/branch_qmem/or1200
1040 Updated the script. lampret 7978d 03h /or1k/branches/branch_qmem/or1200
1039 Added linter directory. lampret 7978d 03h /or1k/branches/branch_qmem/or1200
1038 Fixed a typo, reported by Taylor Su. lampret 7978d 04h /or1k/branches/branch_qmem/or1200
1037 First import of the new synopsys DC scripts. lampret 7978d 05h /or1k/branches/branch_qmem/or1200
1036 Removed old synthesis scripts. lampret 7978d 05h /or1k/branches/branch_qmem/or1200
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7978d 18h /or1k/branches/branch_qmem/or1200
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7979d 05h /or1k/branches/branch_qmem/or1200

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.