OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [common/] [abstract.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5755d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7244d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1354 typing fixes phoenix 7245d 03h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7246d 01h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7259d 04h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1324 memory access functions fixes phoenix 7356d 20h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7362d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7450d 19h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7618d 04h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7622d 14h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
1218 segfault when there is no memory context fix phoenix 7670d 17h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8147d 10h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
992 A bug when cache enabled and bus error comes fixed. simons 8149d 01h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
970 Testbench is now running on ORP architecture platform. simons 8154d 21h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
897 improved CUC GUI; pre/unroll bugs fixed markom 8184d 02h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8191d 08h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
882 Routine for adjusting read and write delay for devices added. simons 8194d 05h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
860 Added delayr and delayw variable initialization (default value 1) ivang 8238d 20h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
638 TLBTR CI bit is now working properly. simons 8349d 21h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c
631 Real cache access is simulated now. simons 8352d 20h /or1k/branches/stable_0_1_x/or1ksim/cpu/common/abstract.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.