OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [testbench/] [cfg.S] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5747d 23h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7236d 11h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
970 Testbench is now running on ORP architecture platform. simons 8147d 00h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8149d 05h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
511 new reporting system markom 8371d 07h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
413 some section changes markom 8398d 08h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8421d 10h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
309 more tests run; added cfg capabilities for tests markom 8427d 06h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S
224 added various tests markom 8442d 10h /or1k/branches/stable_0_1_x/or1ksim/testbench/cfg.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.