OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [testbench/] [eth0.tx] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5755d 06h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7243d 19h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8134d 18h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
972 Interrupt suorces fixed. simons 8153d 16h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
970 Testbench is now running on ORP architecture platform. simons 8154d 07h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8156d 13h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
889 Modified Ethernet model. ivang 8188d 11h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx
837 Configuration for ethernet testcase. ivang 8266d 12h /or1k/branches/stable_0_1_x/or1ksim/testbench/eth0.tx

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.