OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [testbench/] [mc_async.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5755d 06h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7243d 19h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8134d 18h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8146d 21h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8372d 13h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
544 Added GPIO output for progress indication for FPGA simulation. ivang 8373d 14h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
472 Removed MC initialization. Must be done in except_mc.S ivang 8393d 20h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c
454 MC Tests. ivang 8398d 15h /or1k/branches/stable_0_1_x/or1ksim/testbench/mc_async.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.