URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [testbench/] [mmu_asm.S] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5747d 22h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
1356	This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'.		7236d 11h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
639	MMU cache inhibit bit test added.	simons	8342d 00h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
600	No more low/high priority interrupts (PICPR removed). Added tick timer exception.	simons	8354d 22h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
475	l.jalr r9 is not used any more.	simons	8386d 09h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
415	DTLB test tested on simulator.	simons	8397d 22h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
413	some section changes	markom	8398d 08h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S
410	MMU test added.	simons	8399d 05h	/or1k/branches/stable_0_1_x/or1ksim/testbench/mmu_asm.S