OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [toplevel.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5741d 16h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7230d 05h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1353 Modularise simulator command parsing nogj 7231d 21h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1352 Optimise execution history tracking nogj 7231d 21h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7231d 22h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7245d 01h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7436d 16h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1245 Correct typo. hpanther 7604d 00h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7604d 01h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1061 ELF sym loading improved markom 8085d 01h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1051 HUGE VOODOO BUG FIXED ivang 8111d 20h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1050 Added help for "breaks" command. ivang 8111d 22h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1049 Added "breaks" command that prints all set breakpoints. ivang 8111d 22h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
1048 breakpoint can be set on labels markom 8113d 00h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8133d 07h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
897 improved CUC GUI; pre/unroll bugs fixed markom 8169d 23h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8177d 05h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
883 cuc updated, cuc prompt parsing; CSM analysis markom 8178d 00h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
879 Initial version of OpenRISC Custom Unit Compiler added markom 8182d 23h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c
876 Beta release of ATA simulation rherveille 8184d 16h /or1k/branches/stable_0_1_x/or1ksim/toplevel.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.