URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [peripheral/] [memory.c] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5730d 16h	/or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1646	This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'.		6877d 19h	/or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1586	Charles Qi Fix memory handling on big endian machines	nogj	6962d 01h	/or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1557	Fix most warnings issued by gcc4	nogj	7013d 06h	/or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1556	Create an 8-bit program load function to be able to load an unaligned section	nogj	7013d 06h	/or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c
1486	* Seporate out the code used for handling the memory peripheral to peripheral/memory.c * Mostly decouple the memory controller from the internals of the memory handling. * Rewrite memory handling to be more linear and thus much faster. * Issue a bus error on read/write with invalid granularity.	nogj	7123d 04h	/or1k/branches/stable_0_2_x/or1ksim/peripheral/memory.c