OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [mc_dram.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5730d 16h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6877d 19h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8110d 03h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8122d 06h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8347d 23h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c
544 Added GPIO output for progress indication for FPGA simulation. ivang 8348d 23h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c
454 MC Tests. ivang 8374d 01h /or1k/branches/stable_0_2_x/or1ksim/testbench/mc_dram.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.