OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [mmu.cfg] - Rev 1777

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5732d 01h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6879d 04h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
1523 Bring config files up-to-date with recent changes nogj 7081d 12h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
970 Testbench is now running on ORP architecture platform. simons 8131d 02h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8133d 04h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
690 update markom 8307d 16h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
639 MMU cache inhibit bit test added. simons 8326d 03h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8349d 11h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8350d 11h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8351d 15h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
457 Page size set to 8192. simons 8375d 05h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg
449 MMU test configuration. simons 8376d 14h /or1k/branches/stable_0_2_x/or1ksim/testbench/mmu.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.