OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [MW_0_8_9PRE7] - Rev 639

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
639 MMU cache inhibit bit test added. simons 8219d 01h /or1k/tags/MW_0_8_9PRE7
638 TLBTR CI bit is now working properly. simons 8219d 01h /or1k/tags/MW_0_8_9PRE7
637 Updated file names. lampret 8219d 02h /or1k/tags/MW_0_8_9PRE7
636 Fixed combinational loops. lampret 8219d 02h /or1k/tags/MW_0_8_9PRE7
635 Fixed Makefile bug. ivang 8219d 04h /or1k/tags/MW_0_8_9PRE7
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8220d 05h /or1k/tags/MW_0_8_9PRE7
633 Bug fix in command line parser. ivang 8220d 06h /or1k/tags/MW_0_8_9PRE7
632 profiler and mprofiler merged into sim. ivang 8221d 01h /or1k/tags/MW_0_8_9PRE7
631 Real cache access is simulated now. simons 8222d 00h /or1k/tags/MW_0_8_9PRE7
630 some bug fixes in store buffer analysis markom 8222d 09h /or1k/tags/MW_0_8_9PRE7
629 typo fixed markom 8222d 12h /or1k/tags/MW_0_8_9PRE7
627 or32 restored markom 8222d 13h /or1k/tags/MW_0_8_9PRE7
626 store buffer added markom 8222d 13h /or1k/tags/MW_0_8_9PRE7
625 Bus error bug fixed. Cache routines added. simons 8223d 05h /or1k/tags/MW_0_8_9PRE7
624 Added logging of writes/read to/from SPR registers. ivang 8223d 06h /or1k/tags/MW_0_8_9PRE7
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8223d 08h /or1k/tags/MW_0_8_9PRE7
622 Cache test works on hardware. simons 8223d 11h /or1k/tags/MW_0_8_9PRE7
621 Cache test works on hardware. simons 8223d 12h /or1k/tags/MW_0_8_9PRE7
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8223d 12h /or1k/tags/MW_0_8_9PRE7
619 all test pass, after newest changes markom 8223d 12h /or1k/tags/MW_0_8_9PRE7

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.