OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [hello-uart_v1_0] - Rev 1179

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1179 BIST interface added for Artisan memory instances. simons 7641d 05h /or1k/tags/hello-uart_v1_0
1178 avoid another immu exception that should not happen phoenix 7670d 17h /or1k/tags/hello-uart_v1_0
1177 more informative output phoenix 7671d 23h /or1k/tags/hello-uart_v1_0
1176 Added comments. damonb 7672d 15h /or1k/tags/hello-uart_v1_0
1174 fix for immu exceptions that never should have happened phoenix 7673d 19h /or1k/tags/hello-uart_v1_0
1170 Added support for l.addc instruction. csanchez 7681d 23h /or1k/tags/hello-uart_v1_0
1169 Added support for l.addc instruction. csanchez 7681d 23h /or1k/tags/hello-uart_v1_0
1168 Added explicit alignment expressions. csanchez 7687d 09h /or1k/tags/hello-uart_v1_0
1167 Corrected offset of TSS field within task_struct. csanchez 7687d 09h /or1k/tags/hello-uart_v1_0
1166 Fixed problem with relocations of non-allocated sections. csanchez 7687d 09h /or1k/tags/hello-uart_v1_0
1165 timeout bug fixed; contribution by Carlos markom 7704d 03h /or1k/tags/hello-uart_v1_0
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7707d 16h /or1k/tags/hello-uart_v1_0
1160 added missing .rodata.* section into rom linker script phoenix 7738d 16h /or1k/tags/hello-uart_v1_0
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7750d 19h /or1k/tags/hello-uart_v1_0
1158 Added simple uart test case. lampret 7751d 20h /or1k/tags/hello-uart_v1_0
1157 Added syscall test case. lampret 7751d 20h /or1k/tags/hello-uart_v1_0
1156 Tick timer test case added. lampret 7752d 17h /or1k/tags/hello-uart_v1_0
1155 No functional change. Only added customization for exception vectors. lampret 7753d 20h /or1k/tags/hello-uart_v1_0
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7761d 12h /or1k/tags/hello-uart_v1_0
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7761d 22h /or1k/tags/hello-uart_v1_0

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.