URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_34] - Rev 994

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
994	Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board.	lampret	8027d 05h	/or1k/tags/nog_patch_34
993	Fixed IMMU bug.	lampret	8027d 05h	/or1k/tags/nog_patch_34
992	A bug when cache enabled and bus error comes fixed.	simons	8027d 14h	/or1k/tags/nog_patch_34
991	Different memory controller.	simons	8027d 14h	/or1k/tags/nog_patch_34
990	Test is now complete.	simons	8027d 14h	/or1k/tags/nog_patch_34
989	c++ is making problems so, for now, it is excluded.	simons	8028d 22h	/or1k/tags/nog_patch_34
988	ORP architecture supported.	simons	8029d 14h	/or1k/tags/nog_patch_34
987	ORP architecture supported.	simons	8029d 21h	/or1k/tags/nog_patch_34
986	outputs out of function are not registered anymore	markom	8029d 22h	/or1k/tags/nog_patch_34
985	DTLB translation doesn't work on or1ksim when IC/DC enabled.	lampret	8030d 09h	/or1k/tags/nog_patch_34
984	Disable SB until it is tested	lampret	8030d 09h	/or1k/tags/nog_patch_34
983	First checkin	lampret	8030d 11h	/or1k/tags/nog_patch_34
982	Moved to sim/bin	lampret	8030d 11h	/or1k/tags/nog_patch_34
981	First checkin.	lampret	8030d 11h	/or1k/tags/nog_patch_34
980	Removed sim.tcl that shouldn't be here.	lampret	8030d 11h	/or1k/tags/nog_patch_34
979	Removed old test case binaries.	lampret	8030d 11h	/or1k/tags/nog_patch_34
978	Added variable delay for SRAM.	lampret	8030d 11h	/or1k/tags/nog_patch_34
977	Added store buffer.	lampret	8030d 11h	/or1k/tags/nog_patch_34
976	Added store buffer	lampret	8030d 11h	/or1k/tags/nog_patch_34
975	First checkin	lampret	8030d 11h	/or1k/tags/nog_patch_34

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_34] - Rev 994

Filtering Options