OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_38/] [or1ksim/] [cpu/] [or1k] - Rev 102

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 18h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
99 *** empty log message *** lampret 8472d 18h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
90 Added tick timer. lampret 8503d 02h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
82 Changed pctemp to pcnext. lampret 8504d 09h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
77 Regular update. lampret 8657d 15h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
64 SPR bit definition moved to spr_defs.h. lampret 8676d 15h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8676d 15h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
54 Regular maintenance. lampret 8727d 15h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
51 Exception detection changed a bit. lampret 8788d 11h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
49 Changed simulation mode to non-virtual (real). lampret 8788d 11h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
48 Added CCR. lampret 8788d 11h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8798d 20h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
38 Virtual machine at the moment. lampret 8799d 22h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
33 Handling of or1k exceptions. lampret 8803d 21h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
30 Updated SPRs, exceptions. Added 16450 device. lampret 8804d 00h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
28 Adding COFF loader. lampret 8818d 22h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k
23 Common OR1K backend for OR32 and OR16. lampret 8834d 19h /or1k/tags/nog_patch_38/or1ksim/cpu/or1k

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.