OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_38] - Rev 1022

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 8015d 05h /or1k/tags/nog_patch_38
1021 *** empty log message *** rherveille 8019d 08h /or1k/tags/nog_patch_38
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 8019d 08h /or1k/tags/nog_patch_38
1019 fixed some bugs detected by Bender hardware rherveille 8019d 08h /or1k/tags/nog_patch_38
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8019d 15h /or1k/tags/nog_patch_38
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8019d 15h /or1k/tags/nog_patch_38
1016 64 bytes is the smallest packet size. simons 8020d 07h /or1k/tags/nog_patch_38
1015 Host type was not recognized. simons 8020d 17h /or1k/tags/nog_patch_38
1014 added _JBLEN definition for or1k ivang 8021d 07h /or1k/tags/nog_patch_38
1013 ORP architecture supported. simons 8021d 09h /or1k/tags/nog_patch_38
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8022d 02h /or1k/tags/nog_patch_38
1010 Import ivang 8026d 05h /or1k/tags/nog_patch_38
1009 Import ivang 8026d 06h /or1k/tags/nog_patch_38
1008 Import ivang 8026d 06h /or1k/tags/nog_patch_38
1007 Import ivang 8026d 06h /or1k/tags/nog_patch_38
1006 Import ivang 8026d 06h /or1k/tags/nog_patch_38
1005 Import ivang 8026d 06h /or1k/tags/nog_patch_38
1004 Now every ramdisk image should have init program. simons 8026d 15h /or1k/tags/nog_patch_38
1003 cuc temporary files are deleted upon exiting markom 8026d 15h /or1k/tags/nog_patch_38
1002 Now every ramdisk image should have init program. simons 8026d 15h /or1k/tags/nog_patch_38

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.