OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_39/] [or1ksim/] [testbench] - Rev 462

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
462 Exception test. simons 8244d 22h /or1k/tags/nog_patch_39/or1ksim/testbench
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8244d 22h /or1k/tags/nog_patch_39/or1ksim/testbench
460 excpt test removed except test added. simons 8244d 22h /or1k/tags/nog_patch_39/or1ksim/testbench
459 This is replaced by except test. simons 8244d 22h /or1k/tags/nog_patch_39/or1ksim/testbench
457 Page size set to 8192. simons 8248d 02h /or1k/tags/nog_patch_39/or1ksim/testbench
455 For mc tests ivang 8248d 07h /or1k/tags/nog_patch_39/or1ksim/testbench
454 MC Tests. ivang 8248d 07h /or1k/tags/nog_patch_39/or1ksim/testbench
453 Also performs mc initialization. ivang 8248d 07h /or1k/tags/nog_patch_39/or1ksim/testbench
452 Added mc tests. ivang 8248d 08h /or1k/tags/nog_patch_39/or1ksim/testbench
451 each test should define its own LDFLAGS markom 8248d 09h /or1k/tags/nog_patch_39/or1ksim/testbench
449 MMU test configuration. simons 8249d 12h /or1k/tags/nog_patch_39/or1ksim/testbench
448 Permission test added. simons 8249d 12h /or1k/tags/nog_patch_39/or1ksim/testbench
443 Text and data sections are put in ram. simons 8250d 03h /or1k/tags/nog_patch_39/or1ksim/testbench
441 Two instructions removed from reset wrapper to save space. simons 8250d 06h /or1k/tags/nog_patch_39/or1ksim/testbench
436 Copying from flash to ram only when there is 0xff on address 0. simons 8250d 07h /or1k/tags/nog_patch_39/or1ksim/testbench
432 added missing basic.S file markom 8250d 13h /or1k/tags/nog_patch_39/or1ksim/testbench
427 memory_table status output; some bugs fixed in configuration loading markom 8251d 07h /or1k/tags/nog_patch_39/or1ksim/testbench
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8251d 11h /or1k/tags/nog_patch_39/or1ksim/testbench
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8252d 06h /or1k/tags/nog_patch_39/or1ksim/testbench
422 Data section is put to flash when loading. simons 8252d 08h /or1k/tags/nog_patch_39/or1ksim/testbench

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.