OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_39] - Rev 585

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
585 This file is not used any more. simons 8215d 04h /or1k/tags/nog_patch_39
584 This files are not ment to be here. simons 8215d 04h /or1k/tags/nog_patch_39
583 Several changes to make uclinux to work on xess board. simons 8215d 04h /or1k/tags/nog_patch_39
582 Several changes to make uclinux to work on xess board. simons 8215d 04h /or1k/tags/nog_patch_39
581 Several changes to make uclinux to work on xess board. simons 8215d 04h /or1k/tags/nog_patch_39
580 strsave changed to xstrdup markom 8215d 10h /or1k/tags/nog_patch_39
578 Insight markom 8216d 08h /or1k/tags/nog_patch_39
577 info spr fixed markom 8217d 03h /or1k/tags/nog_patch_39
576 some risc test added markom 8217d 04h /or1k/tags/nog_patch_39
575 Not needed to be compiled with -O2 optimization any more. simons 8217d 06h /or1k/tags/nog_patch_39
574 fixed some tests to work markom 8217d 08h /or1k/tags/nog_patch_39
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8217d 12h /or1k/tags/nog_patch_39
572 Some new bugs fixed. simons 8217d 21h /or1k/tags/nog_patch_39
571 Changed alignment exception EPCR. Not tested yet. lampret 8217d 21h /or1k/tags/nog_patch_39
570 Fixed order of syscall and range exceptions. lampret 8217d 23h /or1k/tags/nog_patch_39
569 Default ASIC configuration does not sample WB inputs. lampret 8218d 08h /or1k/tags/nog_patch_39
568 include command added to cfg script markom 8218d 09h /or1k/tags/nog_patch_39
567 Commit lapsus fixed. simons 8218d 09h /or1k/tags/nog_patch_39
566 Fast sim switch fixed. simons 8218d 10h /or1k/tags/nog_patch_39
565 Regular update for new test cases. lampret 8218d 12h /or1k/tags/nog_patch_39

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.