OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42] - Rev 585

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
585 This file is not used any more. simons 8216d 08h /or1k/tags/nog_patch_42
584 This files are not ment to be here. simons 8216d 08h /or1k/tags/nog_patch_42
583 Several changes to make uclinux to work on xess board. simons 8216d 08h /or1k/tags/nog_patch_42
582 Several changes to make uclinux to work on xess board. simons 8216d 09h /or1k/tags/nog_patch_42
581 Several changes to make uclinux to work on xess board. simons 8216d 09h /or1k/tags/nog_patch_42
580 strsave changed to xstrdup markom 8216d 14h /or1k/tags/nog_patch_42
578 Insight markom 8217d 12h /or1k/tags/nog_patch_42
577 info spr fixed markom 8218d 07h /or1k/tags/nog_patch_42
576 some risc test added markom 8218d 08h /or1k/tags/nog_patch_42
575 Not needed to be compiled with -O2 optimization any more. simons 8218d 10h /or1k/tags/nog_patch_42
574 fixed some tests to work markom 8218d 12h /or1k/tags/nog_patch_42
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8218d 16h /or1k/tags/nog_patch_42
572 Some new bugs fixed. simons 8219d 01h /or1k/tags/nog_patch_42
571 Changed alignment exception EPCR. Not tested yet. lampret 8219d 01h /or1k/tags/nog_patch_42
570 Fixed order of syscall and range exceptions. lampret 8219d 03h /or1k/tags/nog_patch_42
569 Default ASIC configuration does not sample WB inputs. lampret 8219d 12h /or1k/tags/nog_patch_42
568 include command added to cfg script markom 8219d 13h /or1k/tags/nog_patch_42
567 Commit lapsus fixed. simons 8219d 13h /or1k/tags/nog_patch_42
566 Fast sim switch fixed. simons 8219d 14h /or1k/tags/nog_patch_42
565 Regular update for new test cases. lampret 8219d 16h /or1k/tags/nog_patch_42

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.